Skip to content
Qualcomm clock updates for v6.10

Support in RCG and RCG2 are added for supporting setups where the same
frequency can be reached through multiple configurations. This is then
used to rework the IPQ8074 NSS port 5 and 6 clocks to resolve issues
with certain frequencies.

The APSS IPQ5018 PLL type is corrected, to resolve an issue with some
boards failing to boot. The configuration is further corrected, to
reduce the max CPU frequency to its expected value. This comes with a
few more cleanups and corrections for Stromer PLLs.

Kconfig dependencies are corrected for SM8650 GPU and SC8280XP camera
clock controllers.

The MSM8998 Venus clocks are corrected, to make Venus functional.

Downstream remnants related to DisplayPort are cleaned up across SM8450,
SM6350, SM8550, and SM8650.

The MSM8996 CBF PLL is cleaned up by reusing the Huayra APSS register
map.

The seemingly generic configuration of HFPLL is replaced by adding a
QCS404-specific compatible.

On SM8150 the CPUSS AHB clock source clock is removed, as this is not
controlled by Linux.

An unused field is removed in the RPM clock controller context. Missing
MODULE_DEVICE_TABLE is added to MSM8917 and MSM8953 global clock
controller drivers.